

## GENERAL REGISTER ORGANIZATION


A set of **flip-flops** forms a register. A register is a unique high-speed storage area in the **CPU**. They include combinational circuits that implement data processing. The information is always defined in a register before processing. The registers speed up the implementation of programs.

Registers implement two important functions in the CPU operation are as follows –

- It can support a temporary storage location for data. This supports the directly implementing programs to have fast access to the data if required.
- It can save the status of the CPU and data about the directly implementing program.

**Example** – Address of the next program instruction, signals get from the external devices and error messages, and including different data is saved in the registers.

If a CPU includes some registers, therefore a common bus can link these registers. A general organization of seven CPU registers is displayed in the figure.



The CPU bus system is managed by the control unit. The control unit explicit the data flow through the **ALU** by choosing the function of the ALU and components of the system.

Consider  $R1 \leftarrow R2 + R3$ , the following are the functions implemented within the CPU –

**MUX A Selector (SELA)** – It can place R2 into bus A.

**MUX B Selector (SELB)** – It can place R3 into bus B.

**ALU Operation Selector (OPR)** – It can select the arithmetic addition (ADD).

**Decoder Destination Selector (SELD)** – It can transfers the result into R1.

The multiplexers of 3-state gates are performed with the buses. The state of 14 binary selection inputs determines the control word. The 14-bit control word defines a micro-operation.

The encoding of register selection fields is specified in the table.

**Encoding of Register Selection Field**

Binary Code	SELA	SELB	SELD
000	Input	Input	None
001	R1	R1	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	R6	R6	R6
111	R7	R7	R7

Source: <https://www.tutorialspoint.com/what-is-general-register-organization>